Follow
Guido Masera
Guido Masera
Professor of Electronics, Politecnico di Torino
Verified email at polito.it
Title
Cited by
Cited by
Year
VLSI architectures for turbo codes
G Masera, G Piccinini, MR Roch, M Zamboni
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 7 (3), 369-379, 1999
2211999
An updated survey of efficient hardware architectures for accelerating deep convolutional neural networks
M Capra, B Bussolino, A Marchisio, M Shafique, G Masera, M Martina
Future Internet 12 (7), 113, 2020
1952020
Hardware and software optimizations for accelerating deep neural networks: Survey of current trends, challenges, and the road ahead
M Capra, B Bussolino, A Marchisio, G Masera, M Martina, M Shafique
IEEE Access 8, 225134-225180, 2020
1912020
Implementation of a flexible LDPC decoder
G Masera, F Quaglio, F Vacca
IEEE Transactions on Circuits and Systems II: Express Briefs 54 (6), 542-546, 2007
1652007
Edge computing: A survey on the hardware requirements in the internet of things world
M Capra, R Peloso, G Masera, M Ruo Roch, M Martina
Future Internet 11 (4), 100, 2019
1532019
Multiplierless, folded 9/7–5/3 wavelet VLSI architecture
M Martina, G Masera
IEEE Transactions on Circuits and Systems II: Express Briefs 54 (9), 770-774, 2007
972007
VLSI implementation of a multi-mode turbo/LDPC decoder architecture
C Condo, M Martina, G Masera
IEEE Transactions on Circuits and Systems I: Regular Papers 60 (6), 1441-1454, 2012
802012
Architectural strategies for low-power VLSI turbo decoders
G Masera, M Mazza, G Piccinini, F Viglione, M Zamboni
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 10 (3), 279-285, 2002
692002
High speed architectures for finding the first two maximum/minimum values
LG Amaru, M Martina, G Masera
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 20 (12 …, 2011
672011
Low-complexity, efficient 9/7 wavelet filters VLSI implementation
M Martina, G Masera
IEEE Transactions on Circuits and Systems II: Express Briefs 53 (11), 1289-1293, 2006
652006
On optimal and near-optimal turbo decoding using generalized max operator
S Papaharalabos, PT Mathiopoulos, G Masera, M Martina
IEEE Communications Letters 13 (7), 522-524, 2009
612009
A VLSI architecture for IWT (integer wavelet transform)
M Martina, G Masera, G Piccinini, M Zamboni
Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat …, 2000
602000
Quantum dot cellular automata check node implementation for LDPC decoders
M Awais, M Vacca, M Graziano, MR Roch, G Masera
IEEE transactions on nanotechnology 12 (3), 368-377, 2013
562013
Adaptive approximated DCT architectures for HEVC
M Masera, M Martina, G Masera
IEEE Transactions on Circuits and Systems for Video Technology 27 (12), 2714 …, 2016
542016
Carsnn: An efficient spiking neural network for event-based autonomous cars on the loihi neuromorphic research processor
A Viale, A Marchisio, M Martina, G Masera, M Shafique
2021 International Joint Conference on Neural Networks (IJCNN), 1-10, 2021
502021
Finite precision implementation of LDPC decoders
G Masera, F Quaglio, F Vacca
IEE Proceedings-Communications 152 (6), 1098-1102, 2005
492005
Motion estimation and CABAC VLSI co-processors for real-time high-quality H. 264/AVC video coding
S Saponara, M Martina, M Casula, L Fanucci, G Masera
Microprocessors and Microsystems 34 (7-8), 316-328, 2010
462010
Turbo NOC: A framework for the design of network-on-chip-based turbo decoder architectures
M Martina, G Masera
IEEE Transactions on Circuits and Systems I: Regular Papers 57 (10), 2776-2789, 2010
442010
A flexible UMTS-WiMax turbo decoder architecture
M Martina, M Nicola, G Masera
IEEE Transactions on Circuits and Systems II: Express Briefs 55 (4), 369-373, 2008
432008
An LDPC decoder architecture for wireless sensor network applications
AD Giancarlo Biroli, M Martina, G Masera
Sensors 12 (2), 1529-1543, 2012
392012
The system can't perform the operation now. Try again later.
Articles 1–20