Christian Vogel

Cited by

	All	Since 2016
Citations	1948	762
h-index	25	13
i10-index	51	25

220

110

165

20042005200620072008200920102011201220132014201520162017201820192020202112 32 23 35 47 103 162 96 137 146 157 207 177 129 175 123 97 61

Public access

View all

9 articles

0 articles

available

not available

Based on funding mandates

Co-authors

Gernot KubinProfessor of Nonlinear Signal Processing, Graz University of TechnologyVerified email at ieee.org
Harald EnzingerRF Systems Engineer at MaxLinearVerified email at maxlinear.com
Karl FreibergerInfineon Technologies Austria AG - Automotive Sense & Control GrazVerified email at infineon.com
Shahzad SaleemNational University of Computer & Emerging Sciences, Islamabad, PakistanVerified email at nu.edu.pk
Bernhard C. GeigerSenior Researcher at Know-Center GmbHVerified email at ieee.org
Håkan JohanssonProfessor in Electronics Systems, Linköping UniversityVerified email at liu.se
Matthias HotzProfessur für Methoden der Signalverarbeitung, Technische Universität MünchenVerified email at tum.de
Heinz KoepplTechnische Universität Darmstadt, Department of Electrical Engineering and Information TechnologyVerified email at bcs.tu-darmstadt.de
Nicola Da DaltAMDVerified email at amd.com
Boris MurmannStanford UniversityVerified email at stanford.edu
Klaus WitrisalAssociate Professor, Graz University of TechnologyVerified email at tugraz.at
Viktoria Pammer-SchindlerAssociate Professor, Graz University of TechnologyVerified email at tugraz.at
Thomas ZemenPrincipal Scientist at AIT Austrian Institute of TechnologyVerified email at ait.ac.at
Nicolai CzinkVerified email at ieee.org
Christoph MecklenbräukerInstitute of Telecommunications, TU WienVerified email at tuwien.ac.at
Tomas NordströmProfessor, Umeå UniversityVerified email at umu.se
Veronika ShivaldovaResearch and Teaching Assistant, Vienna University of TechnologyVerified email at tuwien.ac.at
Paul FuxjägerVienna University of Technology, Telecommunications Research Center Vienna (ftw.)Verified email at student.tuwien.ac.at
Stocksreiter WolfgangFH JOANNEUMVerified email at fh-joanneum.at
Martin Wolkerstorfer

Christian Vogel

Head of Institute of Electronic Engineering, FH JOANNEUM - University of Applied Sciences

Verified email at fh-joanneum.at - Homepage

mixed-signal circuits and systems signal processing ADC


Title Sort by citations Sort by year Sort by title	Cited by Cited by	Year
The impact of combined channel mismatch effects in time-interleaved ADCs C Vogel IEEE transactions on instrumentation and measurement 54 (1), 415-427, 2005	244	2005
Time-interleaved analog-to-digital converters: Status and future directions C Vogel, H Johansson 2006 IEEE International Symposium on circuits and systems, 4 pp.-3389, 2006	139	2006
Reconstruction of nonuniformly sampled bandlimited signals using a differentiator–multiplier cascade S Tertinek, C Vogel IEEE Transactions on Circuits and Systems I: Regular Papers 55 (8), 2273-2286, 2008	100	2008
Adaptive blind background calibration of polynomial-represented frequency response mismatches in a two-channel time-interleaved ADC S Saleem, C Vogel IEEE Transactions on Circuits and Systems I: Regular Papers 58 (6), 1300-1310, 2010	97	2010
A flexible and scalable structure to compensate frequency response mismatches in time-interleaved ADCs C Vogel, S Mendel IEEE Transactions on Circuits and Systems I: Regular Papers 56 (11), 2463-2475, 2009	93	2009
Aliasing-Free Digital Pulse-Width Modulation for Burst-Mode RF Transmitters K Hausmair, S Chi, P Singerl, C Vogel IEEE Transactions on Circuits and Systems I: Regular Papers 60 (2), 415–427, 2013	72	2013
Digitally enhanced analog circuits: System aspects B Murmann, C Vogel, H Koeppl 2008 IEEE International Symposium on Circuits and Systems, 560-563, 2008	63	2008
Adaptive blind compensation of gain and timing mismatches in M-channel time-interleaved ADCs C Vogel, S Saleem, S Mendel 2008 15th IEEE International Conference on Electronics, Circuits and Systems …, 2008	60	2008
Time-interleaved digital-to-analog converters for UWB signal generation C Krall, C Vogel, K Witrisal 2007 IEEE International Conference on Ultra-Wideband, 366-371, 2007	47	2007
Adaptive compensation of frequency response mismatches in high-resolution time-interleaved ADCs using a low-resolution ADC and a time-varying filter S Saleem, C Vogel Proceedings of 2010 IEEE International Symposium on Circuits and Systems …, 2010	40	2010
Reconstruction of two-periodic nonuniformly sampled band-limited signals using a discrete-time differentiator and a time-varying multiplier S Tertinek, C Vogel IEEE Transactions on Circuits and Systems II: Express Briefs 54 (7), 616-620, 2007	36	2007
Circuit arrangement for the delay adjustment of analog-to-digital converters operating in a temporally offset manner D Draxelmayr, F Kuttner, C Vogel US Patent 7,126,511, 2006	34	2006
Analysis and compensation of nonlinearity mismatches in time-interleaved ADC arrays C Vogel, G Kubin 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No …, 2004	34	2004
Modeling of time-interleaved ADCs with nonlinear hybrid filter banks C Vogel, G Kubin AEU-International Journal of Electronics and Communications 59 (5), 288-296, 2005	32	2005
Comprehensive error analysis of combined channel mismatch effects in time-interleaved ADCs C Vogel Proceedings of the 20th IEEE Instrumentation and Measurement Technology …, 2003	32	2003
On the compensation of magnitude response mismatches in M-channel time-interleaved ADCs S Mendel, C Vogel 2007 IEEE International Symposium on Circuits and Systems, 3375-3378, 2007	28	2007
Modeling, identification, and compensation of channel mismatch errors in time-interleaved analog-to-digital converters C Vogel Graz University of Technology, 2005	28	2005
System and method for generating a pulse-width modulated signal P Singerl, C Vogel US Patent 8,878,622, 2014	27	2014
Comparison between ratio detection and threshold comparison for GNSS acquisition BC Geiger, C Vogel, M Soudan IEEE transactions on aerospace and electronic systems 48 (2), 1772-1779, 2012	27	2012
A phase-domain all-digital phase-locked loop architecture without reference clock retiming S Mendel, C Vogel, N Da Dalt IEEE Transactions on Circuits and Systems II: Express Briefs 56 (11), 860-864, 2009	27	2009

The system can't perform the operation now. Try again later.

Articles 1–20

Citations per year

Duplicate citations

Merged citations

Add co-authorsCo-authors

Follow this author

Cited by

Co-authors